

Type 2BZ Wi-Fi™ + Bluetooth® Module

Infineon Chipset CYW54590 for 802.11a/b/g/n/ac 2x2 MIMO
+ Bluetooth 5.2 Datasheet - Rev. 7

- Design Name: Type 2BZ
- Module P/N: LBEE5XV2BZ-883




Table of Contents

1 Scope.....	6
2 Key Features.....	6
3 Ordering Information.....	6
4 Block Diagram.....	7
5 Dimensions, Markings, and Terminal Configurations.....	9
6 Module Pin Descriptions	11
6.1 Pin Assignments	11
6.2 Pin Descriptions	12
7 Absolute Maximum Ratings	16
8 Operating Conditions	16
9 External LPO_IN Signal Requirements.....	16
10 I/O States.....	17
11 Power Sequences.....	20
11.1 Power-On Sequences.....	20
11.2 Power-Off Sequences.....	22
12 Digital I/O Requirement.....	24
13 Interface Timing and AC Characteristics.....	25
13.1 Bluetooth UART Timing	25
13.2 Bluetooth Startup Signaling Sequence	26
13.3 Bluetooth PCM Timing	26
13.3.1 Data Formatting	26
13.3.2 Wideband Speech Support	27
13.3.3 Short Frame Sync - Master Mode	27
13.3.4 Short Frame Sync - Slave Mode	28
13.3.5 Long Frame Sync - Master Mode.....	28
13.3.6 Long Frame Sync - Slave Mode.....	29
13.4 Bluetooth I ² S Interface Timing	30
13.5 WLAN SDIO Timing	33
13.5.1 SDIO Timing - Default Mode	33
13.5.2 SDIO Timing - High Speed Mode.....	34
13.5.3 SDIO Bus Timing Specifications in SDR Modes	35
14 DC/RF Characteristics	39
14.1 DC/RF Characteristics for IEEE 802.11b - 2.4 GHz.....	40
14.2 DC/RF Characteristics for IEEE 802.11g - 2.4 GHz.....	41
14.3 DC/RF Characteristics for IEEE 802.11n - 2.4 GHz.....	42

14.4 DC/RF Characteristics for IEEE 802.11a - 5 GHz.....	43
14.5 DC/RF Characteristics for IEEE 802.11n (HT20) - 5 GHz.....	44
14.6 DC/RF Characteristics for IEEE 802.11n (HT40) - 5 GHz.....	45
14.7 DC/RF Characteristics for IEEE 802.11ac (HT40) - 5 GHz.....	46
14.8 DC/RF Characteristics for IEEE 802.11ac (HT80) - 5 GHz.....	47
14.9 DC/RF Characteristics for Bluetooth.....	48
14.10 DC/RF Characteristics for Bluetooth Low Energy	50
15 Land Pattern	51
16 Tape and Reel Packing.....	52
16.1 Dimensions of Tape (Plastic Tape).....	52
16.2 Dimensions of Reel.....	53
16.3 Taping Diagrams.....	54
16.4 Leader and Tail Tape.....	55
16.5 Packaging (Humidity Proof Packing).....	56
17 Notice.....	57
17.1 Storage Conditions	57
17.2 Handling Conditions.....	57
17.3 Standard PCB Design (Land Pattern and Dimensions)	57
17.4 Notice for Chip Placer	58
17.5 Soldering Conditions.....	58
17.6 Cleaning.....	58
17.7 Operational Environment Conditions	59
17.8 Input Power Capacity.....	59
18 Precondition to Use Our Products	60
Revision History	62

Figures

Figure 1: Block Diagram – Type2BZ for the Two – antenna configuration	7
Figure 2: Block Diagram – Type2BZ for the Three – antenna configuration	8
Figure 3: Dimensions, Markings and Terminal Configurations	9
Figure 4: Structure	10
Figure 5: Pin Assignments (Top View).....	11
Figure 6: Power-On Sequence - WLAN ON and BT ON.....	20
Figure 7: Power-On Sequence - WLAN OFF and BT OFF	21
Figure 8: Power-On Sequence - WLAN ON and BT OFF	21
Figure 9: Power-On Sequence - WLAN OFF and BT ON.....	21
Figure 10: Power-Off Sequence - WLAN ON and BT ON.....	22

Figure 11: Power-Off Sequence - WLAN OFF and BT OFF	22
Figure 12: Power-Off Sequence - WLAN ON and BT OFF	23
Figure 13: Power-Off Sequence - WLAN OFF and BT ON	23
Figure 14: UART Timing Diagram.....	25
Figure 15: Bluetooth Startup Signaling Sequence Graph	26
Figure 16: Short Frame Sync Signal - Master Mode	27
Figure 17: Short Frame Sync Signal - Slave Mode	28
Figure 18: Long Frame Sync Signal - Master Mode	28
Figure 19: Long Frame Sync Signal - Slave Mode	29
Figure 20: I ² S Transmitters Timing	31
Figure 21: I ² S Receivers Timing	32
Figure 22: SDIO Timing Diagram - Default Mode	33
Figure 23: SDIO Timing Diagram - High-Speed Mode.....	34
Figure 24: SDIO Bus Clock Timing Diagram - SDR Modes	35
Figure 25: SDIO Bus Input Timing Diagram - SDR Modes	36
Figure 26: SDIO Bus Output Timing Diagram - SDR Modes up to 100 MHz	37
Figure 27: SDIO Bus Output Timing Diagram - SDR Modes 100 MHz to 208 MHz.....	37
Figure 28: SDIO Bus Output Timing Sequence - SDR Modes 100 MHz to 208 MHz	38
Figure 29: Burst Current Definition	39
Figure 30: Land Pattern (Unit: millimeters)	51
Figure 31: Dimensions of Tape (Unit: millimeters).....	52
Figure 32: Dimensions of Reel (Unit: millimeters).....	53
Figure 33: Taping Diagrams	54
Figure 34: Leader and Tail Tape.....	55
Figure 35: Peeling Off Force	56
Figure 36: Humidity Proof Packaging	56
Figure 37: Reflow Soldering Standard Conditions (Example).....	58

Tables

Table 1: Document Conventions.....	5
Table 2: Ordering Information	6
Table 3: Markings	9
Table 4: Dimensions	10
Table 5: Terminal Configurations	12
Table 6: Pin Descriptions	12
Table 7: Absolute Maximum Ratings	16
Table 8: Operating Conditions	16
Table 9: External LPO_IN Signal Requirements.....	16
Table 10: I/O State Table.....	17

Table 11: Digital I/O Requirements.....	24
Table 12: UART Timing Parameters.....	25
Table 13: Bluetooth Startup Signaling Sequence Parameters.....	26
Table 14: Short Frame Sync Signal Parameters - Master Mode	27
Table 15: Short Frame Sync Signal Parameters - Slave Mode	28
Table 16: Long Frame Sync Signal Parameters - Master Mode	29
Table 17: Long Frame Sync Signal Parameters - Slave Mode.....	29
Table 18: Timing for I ² S Transmitters and Receivers	30
Table 19: SDIO Bus Timing Parameters - Default Mode	33
Table 20: SDIO Bus Timing Parameters - High-Speed Mode.....	34
Table 21: SDIO Bus Clock Timing Parameters - SDR Modes	35
Table 22: SDIO Bus Input Timing Parameters - SDR Modes	36
Table 23: DIO Bus Output Timing Parameters - SDR Modes up to 100 MHz.....	37
Table 24: SDIO Bus Output Timing Parameters - SDR Modes 100 MHz to 208 MHz.....	38
Table 25: DC/RF Characteristics for IEEE 802.11b - 2.4 GHz.....	40
Table 26: DC/RF Characteristics for IEEE 802.11g - 2.4 GHz.....	41
Table 27: DC/RF Characteristics for IEEE 802.11n - 2.4 GHz.....	42
Table 28: DC/RF Characteristics for IEEE 802.11a - 5 GHz.....	43
Table 29: DC/RF Characteristics for IEEE 802.11n (HT20) - 5 GHz	44
Table 30: DC/RF Characteristics for IEEE 802.11n (HT40) - 5 GHz	45
Table 31: DC/RF Characteristics for IEEE 802.11ac (HT40) - 5 GHz.....	46
Table 32: DC/RF Characteristics for IEEE 802.11ac (HT80) - 5 GHz.....	47
Table 33: DC/RF Characteristics - Bluetooth.....	48
Table 34: DC/RF Characteristics - BLE	50
Table 35: Taping Specifications.....	54

About This Document

Type 2BZ is a small and very high-performance module based on Infineon CYW54590 combo chipset which supports Wi-Fi™ 802.11a/b/g/n/ac 2×2 MIMO + Bluetooth 5.2 BR/EDR/LE. This datasheet describes Type 2BZ module in detail.



Please be aware that an important notice concerning availability, standard warranty and use in critical applications of Murata products and disclaimers thereto appears at the end of this specification sheet.

Audience & Purpose

Intended audience includes any customer looking to integrate this module into their product, specifically RF, hardware, software, and systems engineers.

Document Conventions

Table 1 describes the document conventions.

Table 1: Document Conventions

Conventions	Description
	Warning Note Indicates very important note. Users are strongly recommended to review.
	Info Note Intended for informational purposes. Users should review.
	Menu Reference Indicates menu navigation instructions. Example: Insert → Tables → Quick Tables → Save Selection to Gallery 
	External Hyperlink This symbol indicates a hyperlink to an external document or website. Example: Murata  Click on the text to open the external link.
	Internal Hyperlink This symbol indicates a hyperlink within the document. Example: Scope  Click on the text to open the link.
<code>Console input/output or code snippet</code>	Console I/O or Code Snippet This text Style denotes console input/output or a code snippet.
<code># Console I/O comment // Code snippet comment</code>	Console I/O or Code Snippet Comment This text Style denotes a console input/output or code snippet comment. • Console I/O comment (preceded by "#") is for informational purposes only and does not denote actual console input/output. • Code Snippet comment (preceded by "//") may exist in the original code.

1 Scope

This specification characterizes the IEEE 802.11a/b/g/n/ac 2x2 MIMO + Bluetooth 5.2 BR/EDR/LE combo module.

2 Key Features

- ◆ Infineon CYW54590 inside
- ◆ Supports IEEE 802.11a/b/g/n/ac 2x2: Dual band 2.4 GHz and 5 GHz
- ◆ MIMO with 20 MHz, 40 MHz, and 80 MHz channels
- ◆ Up to MCS9 data rates (866 Mbps)
- ◆ Supports Bluetooth specification version 5.2
- ◆ For supported Bluetooth functions, refer to [Bluetooth SIG site](#) 
- ◆ WLAN interface: SDIO 3.0
- ◆ Bluetooth interface: HCI UART, I²S, and PCM
- ◆ Temperature Range: -40 °C to 85 °C
- ◆ Dimensions 11.4 x 8.9 x 1.4 millimeters
- ◆ Weight: 0.36 g
- ◆ MSL: 3
- ◆ Surface-mount type
- ◆ RoHS compliant
- ◆ Total Fit : 336.82

3 Ordering Information

The part number and associated ordering information is shown in **Table 2**.

Table 2: Ordering Information

Ordering Part Number	Description
LBEE5XV2BZ-883	Module order
LBEE5XV2BZ-SMP	Sample module order (If module samples are not available through distribution, contact Murata referencing this part number)
EAR00414	Embedded Artists Type 2BZ M.2 EVB (default EVB available through distribution)

4 Block Diagram

The Type 2BZ block diagram is presented in **Figure 1** and **Figure 2**.

Figure 1: Block Diagram – Type2BZ for the Two – antenna configuration





Figure 2: Block Diagram – Type2BZ for the Three – antenna configuration



5 Dimensions, Markings, and Terminal Configurations

The dimensions, markings, and terminal configurations are labelled in **Figure 3**.

Figure 3: Dimensions, Markings and Terminal Configurations




Table 3 describes the marking labels for the top and bottom view as shown in **Figure 3**.

Table 3: Markings

Markings	Meaning
A	Module Part Number
B	Inspection Number
C	Serial Number
D	Pin 1 Marking
E	Murata Logo
F	2D code


Table 4 describes the Type 2BZ dimensions.

Table 4: Dimensions

Mark	Dimensions (mm)	Mark	Dimensions (mm)	Mark	Dimensions (mm)	Mark	Dimensions (mm)
L	11.4 ± 0.2	W	8.9 ± 0.2	T	1.4 maximum	T1	0.04 typical
a1	0.25 ± 0.1	a2	0.25 ± 0.1	b1	0.3 ± 0.2	b2	0.3 ± 0.2
c1	0.55 ± 0.1	c2	0.55 ± 0.1	c3	0.25 ± 0.1	c4	0.55 ± 0.1
e1	0.25 ± 0.1	e2	0.475 ± 0.1	e3	0.475 ± 0.1	e4	0.25 ± 0.1
e5	1.05 ± 0.1	e6	0.9 ± 0.1	e7	0.6 ± 0.1	e8	0.6 ± 0.1
e9	1.475 ± 0.1	e10	1.65 ± 0.1	e11	1.787 ± 0.2	e12	1.609 ± 0.2
m1	0.8 ± 0.1	m2	0.8 ± 0.1				

Figure 4 shows the Type 2BZ structure.

Figure 4: Structure



The sides of the module are GND shielded. In order to avoid contact between the GND shield and the electrodes on the mother board, please carefully evaluate the standoff before use the module.

6 Module Pin Descriptions

This section describes the module pin assignments layout descriptions along with the pin descriptions.

6.1 Pin Assignments

The pin assignment (top view) layout is shown in **Figure 5**.

Figure 5: Pin Assignments (Top View)




Table 5 describes the terminal configurations.

Table 5: Terminal Configurations

No.	Terminal Name	No.	Terminal Name	No.	Terminal Name
1	GND	31	RF_SW_CTRL11	61	SDIO_DATA_3
2	GPIO_17	32	GND	62	SDIO_DATA_2
3	GPIO_18	33	ANT_1	63	SDIO_DATA_1
4	GPIO_19	34	GND	64	GND
5	WL_REG_ON	35	GND	65	VBAT
6	BT_REG_ON	36	BT_UART_RTS_N	66	VBAT
7	GND	37	BT_UART_CTS_N	67-73	GND
8	VDDIO	38	BT_UART_RXD	74	BT_PCM_IN
9	GND	39	BT_UART_TXD	75	BT_PCM_OUT
10	GND	40	GPIO_5	76	BT_PCM_CLK
11	GND	41	GPIO_4	77	BT_PCM_SYNC
12	BT_OUT	42	GPIO_7	78	GND
13	GND	43	GPIO_6	79	RF_SW_CTRL4
14	BT_IN	44	NC	80	GND
15	GND	45	NC	81	RF_SW_CTRL12
16	RF_SW_CTRL5	46	NC	82	BT_GPIO_5
17	GND	47	GND	83	BT_GPIO_4
18	GND	48	NC	84	BT_GPIO_2
19	ANT_0	49	NC	85	BT_GPIO_3
20	GND	50	GND	86	GPIO_3
21	GND	51	NC	87	JTAG_SEL
22	BT_HOST_WAKE	52	NC	88	GPIO_2
23	BT_DEV_WAKE	53	GND	89	GPIO_1
24	CLK_REQ	54	NC	90	GPIO_0
25	LPO_IN	55	NC	91	GPIO_8
26	BT_I2S_DO	56	GND	92	GPIO_9
27	BT_I2S_DI	57	VDDIO	93	GPIO_10
28	BT_I2S_CLK	58	SDIO_CMD	94	GPIO_11
29	BT_I2S_WS	59	SDIO_CLK	95-104	GND
30	GND	60	SDIO_DATA_0		

6.2 Pin Descriptions

Type 2BZ module pins are described in **Table 6**.

Table 6: Pin Descriptions

No.	Pin Name	Type	Connection to IC Pin Name	Description
1	GND	-	-	Ground
2	GPIO_17	I/O	GPIO_17	Programmable GPIO Pin
3	GPIO_18	I/O	GPIO_18	Programmable GPIO Pin
4	GPIO_19	I/O	GPIO_19	Programmable GPIO Pin

No.	Pin Name	Type	Connection to IC Pin Name	Description
5	WL_REG_ON	I	WL_REG_ON	Used by PMU to power up or power down the internal CYW54590 regulators used by the WLAN section. Also, when de-asserted, this pin holds the WLAN section in reset. This pin has an internal 200 kΩ pull-down resistor that is enabled by default. It can be disabled through programming.
6	BT_REG_ON	I	BT_REG_ON	Used by PMU to power up or power down the internal CYW54590 regulators used by the Bluetooth section. Also, when de-asserted, this pin holds the Bluetooth section in reset. This pin has an internal 200 kΩ pull-down resistor that is enabled by default. It can be disabled through programming.
7	GND			Ground
8	VDDIO	I	SYS_VDDIO WCC_VDDIO BT_VDDO VDDIO	IO supply
9	GND			Ground
10	GND			Ground
11	GND			Ground
12	BT_OUT			
13	GND			Ground
14	BT_IN			
15	GND			Ground
16	RF_SW_CTRL5	O	O	Programmable RF switch control lines. The control lines are programmable via the driver and NVRAM file.
17	GND			Ground
18	GND			Ground
19	ANT_0			RF Port for WLAN (2.4 GHz & 5 GHz) and BT
20	GND			Ground
21	GND			Ground
22	BT_HOST_WAKE	O	BT_HOST_WAKE	Host wake-up: Signal from the module to the host indicating that the module requires attention.
23	BT_DEV_WAKE	I	BT_DEV_WAKE	Bluetooth device wake-up: Signal from the host to the module indicating that the host requires attention.
24	CLK_REQ	I/O	CLK_REQ	Reference clock request (shared by BT and WLAN). If not used, this can be no-connect.
25	LPO_IN	I	LPO_IN	External sleep clock input (32.768 kHz)
26	BT_I2S_DO	I/O	BT_I2S_DO	I ² S data output
27	BT_I2S_DI	I/O	BT_I2S_DI	I ² S data input
28	BT_I2S_CLK	I/O	BT_I2S_CLK	I ² S clock, can be master (output) or slave (input).
29	BT_I2S_WS	I/O	BT_I2S_WS	I ² S WS, can be master (output) or slave (input).
30	GND	-	-	Ground

No.	Pin Name	Type	Connection to IC Pin Name	Description
31	RF_SW_CTRL11	O	RF_SW_CTRL11	Programmable RF switch control lines. The control lines are programmable via the driver and NVRAM file.
32	GND			Ground
33	ANT_1			RF Port for WLAN (2.4 GHz & 5 GHz)
34	GND			Ground
35	GND			Ground
36	BT_UART_RTS_N	O	BT_UART_RTS_N	UART request-to-send. Active-low request-to-send signal for the HCI UART interface. BT LED control pin.
37	BT_UART_CTS_N	I	BT_UART_CTS_N	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.
38	BT_UART_RXD	I	BT_UART_RXD	UART serial input. Serial data input for the HCI UART interface.
39	BT_UART_TXD	O	BT_UART_TXD	UART serial output. Serial data output for the HCI UART interface.
40	GPIO_5		GPIO_5	Programmable GPIO pins.
41	GPIO_4		GPIO_4	
42	GPIO_7		GPIO_7	
43	GPIO_6		GPIO_6	
44	NC	-	-	No Connect
45	NC	-	-	No Connect
46	NC	-	-	No Connect
47	GND	-	-	Ground
48	NC	-	-	No Connect
49	NC	-	-	No Connect
50	GND	-	-	Ground
51	NC	-	-	No Connect
52	NC	-	-	No Connect
53	GND	-	-	Ground
54	NC	-	-	No Connect
55	NC	-	-	No Connect
56	GND	-	-	Ground
57	VDDIO_SD	PWR	VDDIO_SD	1.8V–3.3V supply for SDIO pads.
58	SDIO_CMD	I/O	SDIO_CMD	SDIO command line.
59	SDIO_CLK	I	SDIO_CLK	SDIO clock input.
60	SDIO_DATA_0	I/O	SDIO_DATA_0	SDIO data line 0.
61	SDIO_DATA_3	I/O	SDIO_DATA_3	SDIO data line 3.
62	SDIO_DATA_2	I/O	SDIO_DATA_2	SDIO data line 2.
63	SDIO_DATA_1	I/O	SDIO_DATA_1	SDIO data line 1.
64	GND	-	-	Ground
65	VBAT	PWR	SR_VDDBAT5V LDO_VDDBAT5V	VBAT Supply
66				
67-73	GND	-	-	Ground
74	BT_PCM_IN	I	BT_PCM_IN	PCM data input.
75	BT_PCM_OUT	O	BT_PCM_OUT	PCM data output.
76	BT_PCM_CLK	I/O	BT_PCM_CLK	PCM clock; can be master (output) or slave (input).
77	BT_PCM_SYNC	I/O	BT_PCM_SYNC	PCM sync; can be master (output) or slave (input).
78	GND	-	-	Ground

No.	Pin Name	Type	Connection to IC Pin Name	Description
79	RF_SW_CTRL4	O	RF_SW_CTRL4	Programmable RF switch control lines. The control lines are programmable via the driver and NVRAM file.
80	GND	-	-	Ground
81	RF_SW_CTRL12	O	RF_SW_CTRL12	Programmable RF switch control lines. The control lines are programmable via the driver and NVRAM file.
82	BT_GPIO_5	I/O	BT_GPIO_5	Bluetooth general-purpose I/O.
83	BT_GPIO_4	I/O	BT_GPIO_4	
84	BT_GPIO_2	I/O	BT_GPIO_2	
85	BT_GPIO_3	I/O	BT_GPIO_3	
86	GPIO_3	I/O	GPIO_3	Programmable GPIO pins.
87	JTAG_SEL	I/O	JTAG_SEL	JTAG select pull high to select the JTAG interface. If the JTAG interface is not used this pin may be left floating or connected to ground.
88	GPIO_2	I/O	GPIO_2	Programmable GPIO pins.
89	GPIO_1	I/O	GPIO_1	
90	GPIO_0	I/O	GPIO_0	
91	GPIO_8	I/O	GPIO_8	
92	GPIO_9	I/O	GPIO_9	
93	GPIO_10	I/O	GPIO_10	
94	GPIO_11	I/O	GPIO_11	
95-104	GND	-	-	Ground

7 Absolute Maximum Ratings

The minimum and maximum ratings are shown in Table 7

Table 7: Absolute Maximum Ratings

Parameter		Minimum	Maximum	Unit
Storage Temperature		-40	+85	°C
Supply Voltage	VBAT	-0.5	+6.0	V
	VDDIO	-0.5	+3.9	V



Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability. No damage assuming only one parameter is set at limit at a time with all other parameters is set within operating condition.

8 Operating Conditions

Table 8 shows the operating conditions for Type 2BZ module.

Table 8: Operating Conditions

Parameter		Minimum	Typical	Maximum	Unit
Operating Temperature		-40	25	85	°C
Specification Temperature		-10	25	70	°C
Operating Voltage	VBAT	3.0	3.3	4.8	V
	VDDIO	1.62	1.8 or 3.3	3.63	V



Minimum voltage of VBAT is sensitive to get RF performance, so please keep minimum voltages level at the input of these module terminals, otherwise RF performance significantly goes worse.

9 External LPO_IN Signal Requirements

The external LPO_IN signal requirements parameters are listed in **Table 9**.

Table 9: External LPO_IN Signal Requirements

Parameter	External LPO_IN Clock	Unit
Nominal input frequency	32.768	kHz
Frequency accuracy	+/-250	ppm
Duty cycle	30-70	%
Input signal amplitude	200 - 3300	mV, p-p
Signal type	Square-wave or sinewave	-
Input impedance ¹	> 100k	Ω
	< 5	pF
Clock jitter (during initial start-up)	<10,000	ppm

¹ When power is applied or switched off.

10 I/O States

The following notations are used in I/O State Table (**Table 10**).

- **I**: Input signal
- **O**: Output signal
- **I/O**: Input/Output signal
- **PU** = Pulled up
- **PD**: Pulled down
- **NoPull**: Neither pulled up nor pulled down
- Where applicable, the default value is shown in brackets (for example, [default value])

Table 10: I/O State Table

Name	I/O	Keeper	Active Mode	Low Power State/Sleep (All Power Present)	Power-down (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset. Before SW Download (BT_REG_ON High. WL_REG_ON High)	Power-down (WL_REG_ON High and BT_REG_ON=0) and VDDIOs Are Present	Power Rail
WL_REG_ON BT_REG_ON	I	N	I: PD Pull-down can be disabled	I: PD Pull-down can be disabled	I: PD (of 200K)	I: PD (of 200K)	I: PD (of 200K)	
GPIO_0	I/O	Y	I/O: PU, PD, NoPull Programmable [PD]	I/O: PU, PD, NoPull Programmable [PD]	High-Z, NoPull	I: PD	I: PD	VDDIO
GPIO_1	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_2	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPullb	I: NoPull	VDDIO
GPIO_3	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPullb	I: NoPull	VDDIO
GPIO_4	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPullb	I: NoPull	VDDIO
GPIO_5	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPullb	I: NoPull	VDDIO
GPIO_6	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPullb	I: NoPull	VDDIO

Name	I/O	Keeper	Active Mode	Low Power State/Sleep (All Power Present)	Power-down (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset. Before SW Download (BT_REG_ON High. WL_REG_ON High)	Power-down (WL_REG_ON High and BT_REG_ON=0) and VDDIOs Are Present	Power Rail
GPIO_7	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_8	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_9	I/O	Y	I/O: PU, PD, NoPull Programmable [PU]	I/O: PU, PD, NoPull Programmable [NoPull]	I: PU	I: PU	I:PU	VDDIO
GPIO_10	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_11	I/O	Y	I/O: PU, PD, NoPull Programmable [PU]	I/O: PU, PD, NoPull Programmable [PU]	I: PU	I: PU	I:PU	VDDIO
GPIO_17	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_18	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
GPIO_19	I/O	Y	I/O: PU, PD, NoPull Programmable [NoPull]	I/O: PU, PD, NoPull Programmable [NoPull]	High-Z, NoPull	I: NoPull	I: NoPull	VDDIO
RF_SW_CTRL_X	O	N	O: NoPull	O: NoPull	High-Z, NoPull	O: NoPull	O: NoPull	VDDIO_RF
CLK_REQ	O	Y	Open drain or push-pull (programmable).Active high.	Open drain or push-pull (programmable).Active high.	High-Z, NoPull	Open drain. Active high	Open drain. Active high	BT_VDDO
BT_HOST_WAKE	O	Y	Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PU	Input, PD	BT_VDDO
BT_DEV_WAKE	I	Y	Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_GPIO_2 BT_GPIO_3	I/O	Y	Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO

Name	I/O	Keeper	Active Mode	Low Power State/Sleep (All Power Present)	Power-down (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset. Before SW Download (BT_REG_ON High. WL_REG_ON High)	Power-down (WL_REG_ON High and BT_REG_ON=0) and VDDIOs Are Present	Power Rail
BT_GPIO_4 BT_GPIO_5	I/O	Y	Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PU	Input, PU	BT_VDDO
BT_UART_CTS_N	I	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PU	Input, PU	BT_VDDO
BT_UART_RTS_N	O	Y	Output, NoPull	Output, NoPull	High-Z, NoPull	Input, PU	Input, PU	BT_VDDO
BT_UART_RXD	I	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PU	Input, PU	BT_VDDO
BT_UART_TXD	O	Y	Output, NoPull	Output, NoPull	High-Z, NoPull	Input, PU	Input, PU	BT_VDDO
BT_PCM_CLK	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_PCM_IN	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_PCM_OUT	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_PCM_SYNC	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_I2S_CLK	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	High-Z, NoPull	High-Z, NoPull	BT_VDDO
BT_I2S_DO	I/O	Y	Output, NoPull	Output, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_I2S_DI	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	Input, PD	Input, PD	BT_VDDO
BT_I2S_WS	I/O	Y	Input, NoPull	Input, NoPull	High-Z, NoPull	High-Z, NoPull	High-Z, NoPull	BT_VDDO

11 Power Sequences

This section describes the power-on and power-off sequences for WLAN and Bluetooth.

11.1 Power-On Sequences

This section describes the power-on sequences and the sequence timing data for WLAN and Bluetooth. The conditions are as below:

- VBAT and VDDIO should not rise 10%-90% faster than 40 microseconds.
- VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present fast or be held high before VBAT is high.
- WL_REG_ON and BT_REG_ON should be up after sleep clock oscillation is stabilized.
- Please proceed reset by WL_REG_ON and BT_REG_ON until it starts normally if it does not wake from sleep properly or it is presented with uncertain status.
- Please keep repeats power off sequence and power-on sequence several times until it started normally.
- The CYW54590 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after internal regulators and VDDIO have passed the POR threshold. Wait at least 150 ms after WL_REG_ON is driven high before initiating SDIO accesses.

Figure 6 shows the power-on sequence for WLAN ON and BT ON.

Figure 6: Power-On Sequence - WLAN ON and BT ON




Figure 7 shows the power-on sequence for WLAN OFF and BT OFF.


Figure 7: Power-On Sequence - WLAN OFF and BT OFF

Figure 8 shows the power-on sequence for WLAN ON and BT OFF.



Figure 8: Power-On Sequence - WLAN ON and BT OFF

Figure 9 shows the power-on sequence for WLAN OFF and BT ON.

Figure 9: Power-On Sequence - WLAN OFF and BT ON

11.2 Power-Off Sequences

This section describes the power-off sequence and the sequence timing data. The conditions are described below:

- VDDIO should be down before or at the same time as VBAT. VBAT should NOT be down earlier than VDDIO low. VDDIO becomes low state is prior to VBAT low.
- VBAT and VDDIO should be down after WL_REG_ON and BT_REG_ON are low. Waiting time from REG_ON down to power supply off is not prescribed.

Figure 10 shows the power-off sequence for WLAN ON and BT ON.

Figure 10: Power-Off Sequence - WLAN ON and BT ON




Figure 11 shows the power-off sequence for WLAN OFF and BT OFF.

Figure 11: Power-Off Sequence - WLAN OFF and BT OFF




Figure 12 shows the power-off sequence for WLAN ON and BT OFF.



Figure 12: Power-Off Sequence - WLAN ON and BT OFF

Figure 13Figure 12 shows the power-off sequence for WLAN OFF and BT ON.

Figure 13: Power-Off Sequence - WLAN OFF and BT ON

12 Digital I/O Requirement

The requirements are described in **Table 11**.

Table 11: Digital I/O Requirements

Digital I/O Pins	System	Minimum	Typical	Maximum	Unit
For VDDIO = 1.8 V:					
Input high voltage	VIH	$0.65 \times VDDIO$	-	3.63	V
Input low voltage	VIL	-	-	$0.35 \times VDDIO$	V
Output high voltage@2mA	VOH	$VDDIO - 0.45$	-	-	V
Output low voltage@2mA	VOL	-	-	0.45	V
For VDDIO = 3.3 V:					
Input high voltage	VIH	2.00	-	3.63	V
Input low voltage	VIL	-	-	0.80	V
Output high voltage@2mA	VOH	$VDDIO - 0.4$	-	-	V
Output low voltage@2mA	VOL	-	-	0.4	V

13 Interface Timing and AC Characteristics

This section has sequence diagrams for Bluetooth UART timing, Bluetooth startup signaling sequence, Bluetooth PCM interface timing and Bluetooth I2S interface timing.

13.1 Bluetooth UART Timing

Bluetooth UART timing diagram and parameters are shown in **Figure 14** and **Table 12**.

Figure 14: UART Timing Diagram




Table 12: UART Timing Parameters

Symbol	Parameter	Minimum	Typical	Maximum	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid			1.5	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit			0.5	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N high			0.5	Bit periods

13.2 Bluetooth Startup Signaling Sequence

Bluetooth startup signaling sequence graph and its parameters are shown in **Figure 15** and **Table 13**.

Figure 15: Bluetooth Startup Signaling Sequence Graph




Table 13: Bluetooth Startup Signaling Sequence Parameters

Symbol	Parameter	Minimum	Typical	Maximum	Unit
T ₃	Time for the BT device to settle its IOs after BT_REG_ON is asserted.			40.0	ms
T ₄	Time for the BT device to drive UART_RTS_N low after the host drives UART_CTS_N low			10.0	ms

13.3 Bluetooth PCM Timing

This section describes the data formatting, wideband speech support, and various sync modes.

13.3.1 Data Formatting

The IC used in the module may be configured to generate and accept several different data formats. For conventional narrowband speech mode, the IC uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.

13.3.2 Wideband Speech Support

When the host encodes wideband speech (WBS) packets in transparent mode, the encoded packets are transferred over the PCM bus for an eSCO voice connection. In this mode, the PCM bus is typically configured in master mode for a 4 kHz sync rate with 16-bit samples, resulting in a 64-kbps bit rate. The IC also supports slave transparent mode using a proprietary rate-matching scheme. IN SBC-code mode, linear 16-bit data at 16 kHz (256 kbps rate) is transferred over the PCM bus.

13.3.3 Short Frame Sync - Master Mode

Figure 16 and **Table 14** show the short frame sync signal and its parameters in master mode.

Figure 16: Short Frame Sync Signal - Master Mode




Table 14: Short Frame Sync Signal Parameters - Master Mode

Reference	Description	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency			12.0	MHz
2	PCM bit clock High	41.0			ns
3	PCM bit clock Low	41.0			ns
4	PCM_SYNC delay	0		25.0	ns
5	PCM_OUT delay	0		25.0	ns
6	PCM_IN setup	8			ns
7	PCM_IN hold	8			ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance.	0		25.0	ns

13.3.4 Short Frame Sync - Slave Mode

Figure 17 and **Table 15** show the short frame sync signal and its parameters in slave mode.

Figure 17: Short Frame Sync Signal - Slave Mode




Table 15: Short Frame Sync Signal Parameters - Slave Mode

Reference	Description	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency			12.0	MHz
2	PCM bit clock High	41.0			ns
3	PCM bit clock Low	41.0			ns
4	PCM_SYNC setup	8.0			ns
5	PCM_SYNC hold	8.0			ns
6	PCM_OUT delay	0		25.0	ns
7	PCM_IN setup	8.0			ns
8	PCM_IN hold	8.0			ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance.	0		25.0	ns

13.3.5 Long Frame Sync - Master Mode

Figure 18 and **Table 16** show the long frame sync signal and its parameters in master mode.

Figure 18: Long Frame Sync Signal - Master Mode





Table 16: Long Frame Sync Signal Parameters - Master Mode

Reference	Description	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency			12.0	MHz
2	PCM bit clock High	41.0			ns
3	PCM bit clock Low	41.0			ns
4	PCM_SYNC delay	0		25.0	ns
5	PCM_OUT delay	0		25.0	ns
6	PCM_IN setup	8.0			ns
7	PCM_IN hold	8.0			ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0		25.0	ns

13.3.6 Long Frame Sync - Slave Mode

Figure 19 and **Table 17** show the long frame sync signal and its parameters in slave mode.

Figure 19: Long Frame Sync Signal - Slave Mode**Table 17: Long Frame Sync Signal Parameters - Slave Mode**

Reference	Description	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency			12.0	MHz
2	PCM bit clock High	41.0			ns
3	PCM bit clock Low	41.0			ns
4	PCM_SYNC setup	8.0			ns
5	PCM_SYNC hold	8.0			ns
6	PCM_OUT delay	0		25.0	ns
7	PCM_IN setup	8.0			ns
8	PCM_IN hold	8.0			ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance.	0		25.0	ns

13.4 Bluetooth I²S Interface Timing

The IC used in the module supports I²S format. The module supports only PCM digital audio ports through I²S format.

The I²S signals are:

- I²S clock: I²S SCK (Module pin: BT_PCM_CLK)
- I²S Word Select: I²S WS (Module pin: BT_PCM_SYNC)
- I²S Data Out: I²S SDO (Module pin: BT_PCM_OUT)
- I²S Data In: I²S SDI (Module pin: BT_PCM_IN)

I²S SCK and I²S WS become outputs in master mode and inputs in slave mode, while I²S SDO always stays as an output. The channel word length is 16 bits, and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I²S bus, per the I²S specification. The MSB of each data word is transmitted one bit clock cycle after the I²S WS transition, synchronous with the falling edge of bit clock. Left-channel data is transmitted when I²S WS is low, and right-channel data is transmitted when I²S WS is high. Data bits sent by the CYW89335 are synchronized with the falling edge of I²S_SCK and should be sampled by the receiver on the rising edge of I²S_SCK.

The clock rate in master mode is either of the following:

- 48 kHz x 32 bits per frame = 1.536 MHz
- 48 kHz x 50 bits per frame = 2.400 MHz

The master clock is generated from the input reference clock using a N/M clock divider.

In the slave mode, any clock rate is supported up to a maximum of 3.072 MHz

Table 18 shows the timing for I²S transmitters and receivers.

Table 18: Timing for I²S Transmitters and Receivers

	Transmitter				Receiver				
	Lower Limit		Upper Limit		Lower Limit		Upper Limit		
	Minimum	Maximum	Minimum	Maximum	Minimum	Maximum	Minimum	Maximum	
Clock Period T	T _{tr}				T _r				a
Master Mode: Clock generated by transmitter or receiver									
HIGH t _{HC}	0.35T _{tr}				0.35T _{tr}				b
LOW t _{LC}	0.35T _{tr}				0.35T _{tr}				b
Slave Mode: Clock accepted by transmitter or receiver									
HIGH t _{HC}		0.35T _{tr}				0.35T _{tr}			c
LOW t _{LC}		0.35T _{tr}				0.35T _{tr}			c
Rise time t _{RC}			0.15T _{tr}						d
Transmitter									
Delay t _{dtr}				0.8T					e
Hold time t _{htr}	0								d
Receiver									
Setup time t _{sr}						0.2T _r			f
Hold time t _{hr}						0			f

- a) The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate.


- b) At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} specified with respect to T.
- c) In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum periods are greater than $0.35T_{tr}$ any clock that meets the requirements can be used.
- d) Because the delay (t_{dtr}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dtr} not exceeding t_{RC} which means t_{htr} becomes zero or negative. Therefore, the transmitter has guarantee that t_{htr} is greater than or equal to zero, so long as the clock rise-time t_{RC} is not more than t_{RC} where t_{RCmax} is not less than $0.15T_{tr}$.
- e) To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving the receiver sufficient setup time.
- f) The data setup and hold time must not be less than the specified receiver setup and hold time.




The time periods specified in below figures are defined by the transmitter speed. The receiver specifications must match transmitter performance.

Figure 20 and **Figure 21** shows I²S transmitter and receiver timing diagrams.

Figure 20: I²S Transmitters Timing



- T = Clock period
- T_{tr} = Minimum allowed clock period for transmitter
- $T = T_{tr}$
- t_{RC} is only relevant for transmitters in slave mode

Figure 21: I²S Receivers Timing

- T = Clock period
- T_r = Minimum allowed clock period for transmitter
- $T > T_r$

13.5 WLAN SDIO Timing

This section describes the WLAN SDIO timings.

13.5.1 SDIO Timing - Default Mode

The SDIO default timing diagram and parameters are shown in **Figure 22** and **Table 19**.

Figure 22: SDIO Timing Diagram - Default Mode




Table 19: SDIO Bus Timing Parameters - Default Mode

Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL)					
Frequency - Data Transfer Mode	f_{PP}	0		25	MHz
Frequency - Identification Mode	f_{OD}	0		400	kHz
Clock Low Time	t_{WL}	10.0			ns
Clock High Time	t_{WH}	10.0			ns
Clock Rise Time	t_{TLH}			10.0	ns
Clock low Time	t_{THL}			10.0	ns
Inputs: CMD, DAT (referenced to CLK)					
Input Setup Time	t_{ISU}	5.0			ns
Input Hold Time	t_{IH}	5.0			ns
Outputs: CMD, DAT (referenced to CLK)					
Output Delay time - Data Transfer Mode	t_{ODLY}	0		14.0	ns
Output Delay time - Identification Mode	t_{ODLY}	0		50.0	ns



- Timing is based on $CL \leq 40$ pF load on CMD and Data.
- Minimum (V_{ih}) = $0.7 \cdot V_{IO}$ and maximum (V_{il}) = $0.2 \cdot V_{IO}$.

13.5.2 SDIO Timing - High Speed Mode

The SDIO high speed timing diagram and parameters are shown in **Figure 23** and **Table 20**.

Figure 23: SDIO Timing Diagram - High-Speed Mode




Table 20: SDIO Bus Timing Parameters - High-Speed Mode

Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum V_{IH} and maximum V_{IL})					
Frequency - Data Transfer Mode	f_{PP}	0		50	MHz
Frequency - Identification Mode	f_{OD}	0		400	kHz
Clock Low Time	t_{WL}	7.0			ns
Clock High Time	t_{WH}	7.0			ns
Clock Rise Time	t_{TLH}			3.0	ns
Clock low Time	t_{THL}			3.0	ns
Inputs: CMD, DAT (referenced to CLK)					
Input Setup Time	t_{ISU}	6.0			ns
Input Hold Time	t_{IH}	2.0			ns
Outputs: CMD, DAT (referenced to CLK)					
Output Delay time - Data Transfer Mode	t_{ODLY}			14.0	ns
Output Delay time - Identification Mode	t_{OH}	2.5.0			ns
Total system capacitance (each line)	CL			40.0	pF



- Timing is based on $CL \leq 40$ pF load on CMD and Data.
- Minimum (V_{ih}) = $0.7 \cdot V_{IO}$ and maximum (V_{il}) = $0.2 \cdot V_{IO}$.

13.5.3 SDIO Bus Timing Specifications in SDR Modes

This section describes the SDIO Bus timing specifications in SDR Modes.

13.5.3.1 Clock Timing

The SDIO bus clock timing diagram and parameters are shown in **Figure 24** and **Table 21**.

Figure 24: SDIO Bus Clock Timing Diagram - SDR Modes




Table 21: SDIO Bus Clock Timing Parameters - SDR Modes

Parameter	Symbol	Minimum	Maximum	Typical	Comments
	t_{CLK}	40.0	ns	SDR12 mode	SDR12 mode
		20.0	ns	SDR25 mode	SDR25 mode
		10.0	ns	SDR50 mode	SDR50 mode
		4.8	ns	SDR104 mode	SDR104 mode
	t_{CR}, t_{CF}		$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00$ ns (maximum) @ 100 MHz, CCARD = 10 pF $t_{CR}, t_{CF} < 0.96$ ns (maximum) @ 208 MHz, CCARD = 10 pF
Clock duty		30.0	70.0	%	

Device Input Timing

The SDIO bus device input timing diagram and parameters are shown in **Figure 25** and **Table 22**.

Figure 25: SDIO Bus Input Timing Diagram - SDR Modes




Table 22: SDIO Bus Input Timing Parameters - SDR Modes


Symbol	Minimum	Maximum	Unit	Comments
SDR104 Mode				
t_{IS}	1.4		ns	CCARD = 10 pF, VCT = 0.975V
t_{IH}	0.8		ns	CCARD = 5 pF, VCT = 0.975V
SDR50 Mode				
t_{IS}	3.0		ns	CCARD = 10 pF, VCT = 0.975V
t_{IH}	0.8		ns	CCARD = 5 pF, VCT = 0.975V
SDR25 Mode				
t_{IS}	3.0		ns	CCARD = 10 pF, VCT = 0.975V
t_{IH}	0.8		ns	CCARD = 5 pF, VCT = 0.975V
SDR12 Mode				
t_{IS}	3.0		ns	CCARD = 10 pF, VCT = 0.975V
t_{IH}	0.8		ns	CCARD = 5 pF, VCT = 0.975V

13.5.3.2 Device Output Timing

This section describes the SDIO bus output timing.

13.5.3.2.1 SDIO Bus Output Timing – SDR Modes up 100 MHz

SDIO bus output timing diagram and parameters at SDR modes up to 100 MHz are shown in **Figure 26** and **Table 23**.

Figure 26: SDIO Bus Output Timing Diagram - SDR Modes up to 100 MHz**Table 23: DIO Bus Output Timing Parameters - SDR Modes up to 100 MHz**

Symbol	Minimum	Maximum	Unit	Comments
t_{ODLY}		7.5	ns	$t_{CLK} \geq 10$ ns CL = 30 pF using driver typeB for SDR50
t_{ODLY}		14.0	ns	$t_{CLK} \geq 20$ ns CL = 40 pF using for SDR12, SDR25
t_{OH}	1.5		ns	Hold time at the t_{ODLY} (minimum) CL = 15 pF

13.5.3.2.2 SDIO Bus Output Timing - SDR Modes 100 MHz to 208 MHz

SDIO bus output timing diagram and parameters at SDR modes 100 MHz to 208 MHz are shown in **Figure 27** and **Table 24**.



Figure 27: SDIO Bus Output Timing Diagram - SDR Modes 100 MHz to 208 MHz

Table 24: SDIO Bus Output Timing Parameters - SDR Modes 100 MHz to 208 MHz

Symbol	Minimum	Maximum	Unit	Comments
t_{OP}	0	2	UI	Card output phase
Δt_{OP}	-350	+1550	Ps	Delay variation due to temp change after tuning
t_{ODW}	0.60		UI	$t_{ODW} = 2.88 \text{ ns @ 208 MHz}$

- $\Delta t_{OP} = +1550 \text{ ps}$ for junction temperature of $\Delta t_{OP} = 90$ degrees during operation.
- $\Delta t_{OP} = -350 \text{ ps}$ for junction temperature of $\Delta t_{OP} = -20$ degrees during operation.
- $\Delta t_{OP} = +2600 \text{ ps}$ for junction temperature of $\Delta t_{OP} = -20$ to $+125$ degrees during operation

Figure 28 describes the SDIO bus output timing sequence in SDR modes 100 MHz to 208 MHz.


Figure 28: SDIO Bus Output Timing Sequence - SDR Modes 100 MHz to 208 MHz

14 DC/RF Characteristics

This section describes the electrical characteristics of the Type 2BZ module.

Burst current definition is shown in **Figure 29**.

Figure 29: Burst Current Definition



14.1 DC/RF Characteristics for IEEE 802.11b - 2.4 GHz

Conditions: 25 °C, VBAT = 3.3V, 11 Mbps mode unless otherwise specified.

Table 25: DC/RF Characteristics for IEEE 802.11b - 2.4 GHz

Items	Contents			
Specification	IEEE 802.11b - 2.4 GHz			
Mode	DSSS / CCK			
Channel Frequency	2412 to 2472 MHz (5 MHz)			
Data Rate	1, 2, 5.5, 11 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		370	470	mA
• Rx mode		100	150	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	14.5	17	19.5	dBm
Spectrum Mask Margin				
• 1st side lobes (-30 dBr)	0			dB
• 2nd side lobes (-50 dBr)	0			dB
Power-on/off ramp			2.0	μs
RF Carrier Suppression	15			dB
Modulation Accuracy			35	%
Frequency Tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (FER ≤ 8%)			-76	dBm
Maximum Input Level (FER ≤ 8%)	-10			dBm
Adjacent Channel Rejection (FER ≤ 8%)	35			dB

14.2 DC/RF Characteristics for IEEE 802.11g - 2.4 GHz

Conditions: 25 °C, VBAT = 3.3V, VDDIO = 3.3V, 54 Mbps mode unless otherwise specified.

Table 26: DC/RF Characteristics for IEEE 802.11g - 2.4 GHz

Items	Contents			
Specification	IEEE 802.11g - 2.4 GHz			
Mode	OFDM			
Channel Frequency	2412 to 2472 MHz (5 MHz)			
Data Rate	6, 9, 12, 18, 24, 36, 48, 54 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		330	430	mA
• Rx mode		100	150	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	12.5	15	17.5	dBm
Spectrum Mask Margin				
• 9 MHz to 11 MHz (0 ~ -20 dBr)	0			dB
• 11 MHz to 20 MHz (-20 ~ -28 dBr)	0			dB
• 20 MHz to 30 MHz (-28 ~ -40 dBr)	0			dB
• 30 MHz to 33 MHz (-40 dBr)	0			dB
Constellation Error			-25	dB
Frequency Tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-65	dBm
Maximum Input Level (PER ≤ 10%)	-20			dBm
Adjacent Channel Rejection (PER ≤ 10%)	-1			dB

14.3 DC/RF Characteristics for IEEE 802.11n - 2.4 GHz

Conditions: 25 °C, VBAT = 3.3V, 65 Mbps (MCS7 – HT 20 MHz) mode unless otherwise specified.

Table 27: DC/RF Characteristics for IEEE 802.11n - 2.4 GHz

Items	Contents			
Specification	IEEE 802.11n - 2.4 GHz			
Mode	OFDM			
Channel Frequency	2412 to 2472 MHz (5 MHz)			
Data Rate	6.5, 13, 19.5, 26, 39, 52, 58.5, 65 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		330	430	mA
• Rx mode		100	150	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	12.5	15	17.5	dBm
Spectrum Mask Margin				
• 9 MHz to 11 MHz (0 ~ -20 dBr)	0			dB
• 11 MHz to 20 MHz (-20 ~ -28 dBr)	0			dB
• 20 MHz to 30 MHz (-28 ~ -45 dBr)	0			dB
• 30 MHz to 33 MHz (-45 dBr)	0			dB
Constellation Error (Measured at enhanced mode)			-27	dB
Frequency Tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-64	dBm
Maximum Input Level (PER ≤ 10%)	-20			dBm
Adjacent Channel Rejection (PER ≤ 10%)	-2			dB

14.4 DC/RF Characteristics for IEEE 802.11a - 5 GHz

Conditions: 25 °C, VBAT = 3.3V, 54 Mbps mode unless otherwise specified.

Table 28: DC/RF Characteristics for IEEE 802.11a - 5 GHz

Items	Contents			
Specification	IEEE 802.11a - 5 GHz			
Mode	OFDM			
Channel Frequency	5180 to 5825 MHz			
Data Rate	6, 9, 12, 18, 24, 36, 48, 54 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		400	500	mA
• Rx mode		120	170	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	11.5	14	16.5	dBm
Spectrum Mask Margin				
• 9 MHz to 11 MHz (0 ~ -20 dBr)	0			dB
• 11 MHz to 20 MHz (-20 ~ -28 dBr)	0			dB
• 20 MHz to 30 MHz (-28 ~ -40 dBr)	0			dB
• 30 MHz to 33 MHz (-40 dBr)	0			dB
Constellation Error			-25	dB
Frequency Tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 5150 MHz (BW = 1 MHz)			-30	dBm
• 5350 - 5470 MHz (BW = 1 MHz)			-30	dBm
• 5725 - 26000 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-65	dBm
Maximum Input Level (PER ≤ 10%)	-30			dBm
Adjacent Channel Rejection (PER < 10%)	-1			dB

14.5 DC/RF Characteristics for IEEE 802.11n (HT20) - 5 GHz

Conditions: 25 °C, VBAT = 3.3V, 65 Mbps (MCS7 - HT 20 MHz) mode unless otherwise specified.

Table 29: DC/RF Characteristics for IEEE 802.11n (HT20) - 5 GHz

Items	Contents			
Specification	IEEE 802.11n - 5 GHz			
Mode	OFDM			
Channel Frequency	5180 to 5825 MHz			
Data Rate	6.5, 13, 19.5, 26, 39, 52, 58.5, 65 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		380	480	mA
• Rx mode		120	170	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	10.5	13	15.5	dBm
Spectrum Mask Margin				
• 9 MHz to 11 MHz (0 ~ -20 dBr)	0			dB
• 11 MHz to 20 MHz (-20 ~ -28 dBr)	0			dB
• 20 MHz to 30 MHz (-28 ~ -45 dBr)	0			dB
• 30 MHz to 33 MHz (-45 dBr)	0			dB
Constellation Error (Measured at enhanced mode)			-27	dB
Frequency tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-64	dBm
Maximum Input Level (PER ≤ 10%)	-30			dBm
Adjacent Channel Rejection (PER < 10%)	16			dB

14.6 DC/RF Characteristics for IEEE 802.11n (HT40) - 5 GHz

Conditions: 25 °C, VBAT = 3.3V, 135 Mbps (MCS7 - HT 40 MHz) mode unless otherwise specified.

Table 30: DC/RF Characteristics for IEEE 802.11n (HT40) - 5 GHz

Items	Contents			
Specification	IEEE 802.11n - 5 GHz			
Mode	OFDM			
Channel Frequency	5180 to 5825 MHz			
Data Rate	13.5,27,40.5,54,81,108,121.5,135 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		410	510	mA
• Rx mode		140	190	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	9.5	12	14.5	dBm
Spectrum Mask Margin				
• 19 MHz to 21 MHz (0 ~ -20 dBr)	0			dB
• 21 MHz to 40 MHz (-20 ~ -28 dBr)	0			dB
• 40 MHz to 60 MHz (-28 ~ -45 dBr)	0			dB
• 60 MHz to 80 MHz (-45 dBr)	0			dB
Constellation Error (Measured at enhanced mode)			-27	dB
Frequency tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 5150 MHz (BW = 1 MHz)			-30	dBm
• 5350 - 5470 MHz (BW = 1 MHz)			-30	dBm
• 5725 - 26000 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-61	dBm
Maximum Input Level (PER ≤ 10%)	-30			dBm
Adjacent Channel Rejection (PER < 10%)	-2			dB

14.7 DC/RF Characteristics for IEEE 802.11ac (HT40) - 5 GHz

Conditions: 25 °C, VBAT = 3.3V, 180 Mbps (MCS9 - HT 40 MHz) mode unless otherwise specified.

Table 31: DC/RF Characteristics for IEEE 802.11ac (HT40) - 5 GHz

Items	Contents			
Specification	IEEE 802.11ac - 5 GHz			
Mode	OFDM			
Channel Frequency	5190 to 5795 MHz			
Data Rate	13.5, 27, 40.5, 54, 81, 108, 121.5, 135, 162, 180 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		420	520	mA
• Rx mode		140	200	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	7.5	10	12.5	dBm
Spectrum Mask Margin				
• 19 MHz to 21 MHz (0 ~ -20 dBr)	0			dB
• 21 MHz to 40 MHz (-20 ~ -28 dBr)	0			dB
• 40 MHz to 60 MHz (-28 ~ -40 dBr)	0			dB
• 60 MHz to 80 MHz (-40 dBr)	0			dB
Constellation Error (Measured at enhanced mode)			-32	dB
Frequency Tolerance	-20		20	ppm
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 5150 MHz (BW = 1 MHz)			-30	dBm
• 5350 - 5470 MHz (BW = 1 MHz)			-30	dBm
• 5725 - 26000 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-54	dBm
Maximum Input Level (PER ≤ 10%)	-30			dBm
Adjacent Channel Rejection (PER ≤ 10%)	-9			dB

14.8 DC/RF Characteristics for IEEE 802.11ac (HT80) - 5 GHz

Conditions: 25 °C, VBAT = 3.3V, 390 Mbps (MCS9 - HT 80 MHz) mode unless otherwise specified.

Table 32: DC/RF Characteristics for IEEE 802.11ac (HT80) - 5 GHz

Items	Contents			
Specification	IEEE 802.11ac - 5 GHz			
Mode	OFDM			
Channel Frequency	5210 to 5775 MHz			
Data Rate	29.3, 58.5, 87.8, 117, 175.5, 234, 263.3, 292.5, 351, 390 Mbps			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		440	540	mA
• Rx mode		180	250	mA
Transmitter	Minimum	Typical	Maximum	Unit
Power Levels	7.5	10	12.5	dBm
Spectrum Mask				
• 39 MHz to 41 MHz (0 ~ -20 dBr)	0			dB
• 41 MHz to 80 MHz (-20 ~ -28 dBr)	0			dB
• 80 MHz to 120 MHz (-28 ~ -40 dBr)	0			dB
• 120 MHz to 140 MHz (-40 dBr)	0			dB
Constellation Error (Measured at enhanced mode)			-32	dB
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 5150 MHz (BW = 1 MHz)			-30	dBm
• 5350 - 5470 MHz (BW = 1 MHz)			-30	dBm
• 5725 - 26000 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
Minimum Input Level (PER ≤ 10%)			-51	dBm
Maximum Input Level (PER ≤ 10%)	-30			dBm
Adjacent Channel Rejection (PER < 10%)	-9			dB

14.9 DC/RF Characteristics for Bluetooth

Conditions: 25 °C, VBAT = 3.3V

Table 33: DC/RF Characteristics - Bluetooth

Items	Contents			
Bluetooth Specification (power class)	Version 5.2 (Class 2)			
Channel Frequency (spacing)	2402 to 2480 MHz (1 MHz)			
Current Consumption	Minimum	Typical	Maximum	Unit
• DH5 Packet 50% Rx/Tx Slot Duty Cycle		50	65	mA
• 2DH5 Packet 50% Rx/Tx Slot Duty Cycle		40	55	mA
• 3DH5 Packet 50% Rx/Tx Slot Duty Cycle		40	45	mA
Transmitter	Minimum	Typical	Maximum	Unit
Output Power (at DH5)	7.5	11	14.5	dBm
Output Power (at 2DH5, 3DH5)	3.5	7	10.5	dBm
Frequency Range	2400		2483.5	MHz
20 dB bandwidth			1	MHz
Adjacent Channel Power ²				
• [M-N] = 2			-20	dBm
• [M-N] ≥ 3			-40	dBm
Modulation Characteristics				
• Modulation $\Delta f_{1\text{avg}}$	140		175	kHz
• Modulation $\Delta f_{2\text{max}}$	115			kHz
• Modulation $\Delta f_{2\text{avg}} / \Delta f_{1\text{avg}}$	0.8			
Carrier Frequency Drift				
• 1slot	-25		+25	kHz
• 3slot / 5slot	-40		+40	kHz
• Maximum Drift Rate	-20		+20	kHz/50μs
EDR Relative Power	-4		+1	dB
EDR Carrier Frequency Stability and Modulation Accuracy				
• Ω_i	-75		+75	kHz
• $\omega_i + \omega_o$	-75		+75	kHz
• ω_o	-10		+10	kHz
• RMS DEVM (DQPSK)			20	%
• Peak DEVM (DQPSK)			35	%
• 99% DEVM (DQPSK)			30	%
• RMS DEVM (8DPSK)			13	%
• Peak DEVM (8DPSK)			25	%
• 99% DEVM (8DPSK)			20	%
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm

² Up to three spurious responses within Bluetooth limits are allowed.

Items	Contents			
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Receiver	Minimum	Typical	Maximum	Unit
BR (DFSK) Sensitivity (BER < 0.1%)			-80	dBm
Maximum Input Level (BER < 0.1%)	-20			dBm
EDR (8DPSK) Sensitivity (BER ≤ 0.007%)			-70	dBm

14.10 DC/RF Characteristics for Bluetooth Low Energy

Conditions: 25 °C, VBAT = 3.3V, 1Mbps


Table 34: DC/RF Characteristics - BLE

Items	Contents			
Bluetooth Specification (power class)	Version 5.2(LE)			
Channel Frequency (spacing)	2402 to 2480 MHz (2 MHz)			
Number of RF Channel	40			
Current Consumption	Minimum	Typical	Maximum	Unit
• Tx mode		30	45	mA
• Rx mode		15	25	mA
Item / Condition	Minimum	Typical	Maximum	Unit
Center Frequency	2402		2480	MHz
Channel Spacing		2		MHz
Number of RF channel		40		
Output Power	0	3	7.5	dBm
In-band emission				
• $f_{TX} \pm 2$ MHz			-20	dBm
• $f_{TX} \pm [3+n]$ MHz; $n = 0, 1, 2, \dots$			-30	dBm
Modulation Characteristics				
• Δf_{1avg}	225		275	kHz
• Δf_{2max} (at 99.9%)	185			kHz
• $\Delta f_{2avg} / \Delta f_{1avg}$	0.8			
Carrier Frequency Offset and Drift				
• Frequency Offset			150	kHz
• Frequency Drift			50	kHz
• Drift Rate			20	kHz
Spurious Emissions				
• 30 - 47 MHz (BW = 100 kHz)			-36	dBm
• 47 - 74 MHz (BW = 100 kHz)			-54	dBm
• 74 - 87.5 MHz (BW = 100 kHz)			-36	dBm
• 87.5 - 118 MHz (BW = 100 kHz)			-54	dBm
• 118 - 174 MHz (BW = 100 kHz)			-36	dBm
• 174 - 230 MHz (BW = 100 kHz)			-54	dBm
• 230 - 470 MHz (BW = 100 kHz)			-36	dBm
• 470 - 862 MHz (BW = 100 kHz)			-54	dBm
• 862 - 1000 MHz (BW = 100 kHz)			-36	dBm
• 1000 - 12750 MHz (BW = 1 MHz)			-30	dBm
Item / Condition	Minimum	Typical	Maximum	Unit
Receiver Sensitivity (PER < 30.8%)			-70	dBm
Maximum Input Signal Level (PER < 30.8%)	-10			dBm
PER Report Integrity (-30 dBm input)	50		65.4	%

15 Land Pattern

Figure 30 shows the land pattern diagram of Type 2BZ.

Figure 30: Land Pattern (Unit: millimeters)




16 Tape and Reel Packing

This section provides the general specifications for tape and reel packing.

16.1 Dimensions of Tape (Plastic Tape)

Figure 31 shows the dimensions of tape (plastic tape).


Figure 31: Dimensions of Tape (Unit: millimeters)



16.2 Dimensions of Reel

Figure 32 shows the dimensions of reel.

Figure 32: Dimensions of Reel (Unit: millimeters)



16.3 Taping Diagrams

Figure 33 shows the taping diagrams.

Figure 33: Taping Diagrams





Table 35: Taping Specifications

Mark	Descriptions
[1] Feeding Hole	As specified in Dimensions of Tape 
[2] Hole for chip	As specified in Dimensions of Tape 
[3] Cover tape	62 μm in thickness
[4] Base tape	As specified in Dimensions of Tape 


16.4 Leader and Tail Tape

Figure 34 shows the leader and tail tape.

Figure 34: Leader and Tail Tape




- The tape for chips is wound clockwise, the feeding holes to the right side as the tape is pulled toward the user.
- The cover tape and base tape are not adhered at no components area for 250 millimeters minimum.
- Tear off strength against pulling of cover tape: 5 N minimum.
- Packaging unit: 1000 pcs. / Reel
- Material:
 - Base tape: Plastic
 - Reel: Plastic
- Cover tape, cavity tape and reel are made the anti-static processing.
- Peeling off force: 1.1 N maximum in the direction of peeling as shown in **Figure 35**.

Figure 35: Peeling Off Force

16.5 Packaging (Humidity Proof Packing)

Figure 36 shows the humidity proof packaging.

Figure 36: Humidity Proof Packaging

Tape and reel must be sealed with the anti-humidity plastic bag. The bag contains the desiccant and the humidity indicator.

17 Notice

17.1 Storage Conditions

- Please use this product within 6 months after receipt.
- The product shall be stored without opening the packing under the ambient temperature from 5 to 35 °C and humidity from 20 to 70 %RH (Packing materials may be deformed at the temperature over 40 °C).
- The product left more than 6 months after reception; it needs to be confirmed the solderability before used.
- The product shall be stored in noncorrosive gas (Cl₂, NH₃, SO₂, NO_x, etc.).
- Any excess mechanical shock including, but not limited to, sticking the packing materials by sharp object, and dropping the product, shall not be applied in order not to damage the packing materials.
- This product is applicable to MSL3 (Based on JEDEC Standard J-STD-020)
 - After the packing opened, the product shall be stored at ≤ 30 °C / ≤ 60 %RH and the product shall be used within 168 hours.
 - When the color of the indicator in the packing changed, the product shall be baked before soldering.
- Baking condition: 125 +5/-0 °C, 24 hours, 1 time
- The products shall be baked on the heat-resistant tray because the materials (Base Tape, Reel Tape and Cover Tape) are not heat-resistant.

17.2 Handling Conditions

- Be careful in handling or transporting products because excessive stress or mechanical shock may break products.
- Handle with care if products may have cracks or damages on their terminals, the characteristics of products may change. Do not touch products with bare hands that may result in poor solder ability and destroy by static electrical charge.

17.3 Standard PCB Design (Land Pattern and Dimensions)

- All the ground terminals should be connected to the ground patterns. Furthermore, the ground pattern should be provided between IN and OUT terminals. Please refer to the specifications for the standard land dimensions.
- The recommended land pattern and dimensions is as Murata's standard. The characteristics of products may vary depending on the pattern drawing method, grounding method, land dimensions, land forming method of the NC terminals and the PCB material and thickness. Therefore, be sure to verify the characteristics in the actual set. When using non-standard lands, contact Murata beforehand.

17.4 Notice for Chip Placer


When placing products on the PCB, products may be stressed and broken by uneven forces from a worn-out chucking locating claw or a suction nozzle. To prevent products from such damages, make sure to follow the specifications for the maintenance of the chip placer being used. For the positioning of products on the PCB, be aware that mechanical chucking may damage products.

17.5 Soldering Conditions

The recommendation conditions of soldering are as shown in **Figure 37**.

Soldering must be carried out by the above-mentioned conditions to prevent products from damage. Set up the highest temperature of reflow within 260 °C. Contact Murata before use if concerning other soldering conditions.

Figure 37: Reflow Soldering Standard Conditions (Example)



Please use the reflow within 2 times.

Use rosin type flux or weakly active flux with a chlorine content of 0.2 wt % or less

17.6 Cleaning

Since this Product is Moisture Sensitive, any cleaning is not recommended. If any cleaning process is done the customer is responsible for any issues or failures caused by the cleaning process.

17.7 Operational Environment Conditions

Products are designed to work for electronic products under normal environmental conditions (ambient temperature, humidity, and pressure). Therefore, products have no problems to be used under the similar conditions to the above-mentioned. However, if products are used under the following circumstances, it may damage products and leakage of electricity and abnormal temperature may occur.

- In an atmosphere containing corrosive gas (Cl₂, NH₃, SO_x, NO_x etc.).
- In an atmosphere containing combustible and volatile gases.
- Dusty place.
- Direct sunlight place.
- Water splashing place.
- Humid place where water condenses.
- Freezing place.



If there are possibilities for products to be used under the preceding clause, consult with Murata before actual use.



Do not apply static electricity or excessive voltage while assembling and measuring, as it might be a cause of degradation or destruction to apply static electricity to products.

17.8 Input Power Capacity

Products shall be used in the input power capacity as specified in this specification.

Inform Murata beforehand, in case that the components are used beyond such input power capacity range.

18 Precondition to Use Our Products



PLEASE READ THIS NOTICE BEFORE USING OUR PRODUCTS.

Please make sure that your product has been evaluated and confirmed from the aspect of the fitness for the specifications of our product when our product is mounted to your product.

All the items and parameters in this product specification/datasheet/catalog have been prescribed on the premise that our product is used for the purpose, under the condition and in the environment specified in this specification. You are requested not to use our product deviating from the condition and the environment specified in this specification.

Please note that the only warranty that we provide regarding the products is its conformance to the specifications provided herein. Accordingly, we shall not be responsible for any defects in products or equipment incorporating such products, which are caused under the conditions other than those specified in this specification.

WE HEREBY DISCLAIM ALL OTHER WARRANTIES REGARDING THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE, THAT THEY ARE DEFECT-FREE, OR AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS.

You agree that you will use any and all software or program code (including but not limited to firmware, and radio configuration files) we may provide or to be embedded into our product ("Software") provided that you use the Software bundled with our product. YOU AGREE THAT THE SOFTWARE SHALL BE PROVIDED TO YOU "AS IS" BASIS, MURATA MAKES NO REPRESENTATIONS OR WARRANTIES THAT THE SOFTWARE IS ERROR-FREE OR WILL OPERATE WITHOUT INTERRUPTION. AND MORE, MURATA MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED WITH RESPECT TO THE SOFTWARE. MURATA EXPRESSLY DISCLAIM ANY AND ALL WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE NOR THE WARRANTY OF TITLE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS.

You shall indemnify and hold harmless us, our affiliates, and our licensor from and against any and all claims, costs, expenses and liabilities (including attorney's fees), which arise in connection with the using the Software.

The product shall not be used in any application listed below which requires especially high reliability for the prevention of such defect as may directly cause damage to the third party's life, body or property. You acknowledge and agree that, if you use our products in such applications, we will not be responsible for any failure to meet such requirements. Furthermore, YOU AGREE TO INDEMNIFY AND DEFEND US AND OUR AFFILIATES AGAINST ALL CLAIMS, DAMAGES, COSTS, AND EXPENSES THAT MAY BE INCURRED, INCLUDING WITHOUT LIMITATION, ATTORNEY FEES AND COSTS, DUE TO THE USE OF OUR PRODUCTS AND THE SOFTWARE IN SUCH APPLICATIONS.

- Aircraft equipment.
- Aerospace equipment.
- Undersea equipment.
- Power plant control equipment.
- Medical equipment.
- Traffic signal equipment.

- Burning / explosion control equipment.
- Disaster prevention / crime prevention equipment.
- Transportation equipment (vehicles, trains, ships, elevator, etc.).
- Application of similar complexity and/ or reliability requirements to the applications listed in the above.
- We expressly prohibit you from analyzing, breaking, reverse-engineering, remodeling altering, and reproducing our product. Our product cannot be used for the product which is prohibited from being manufactured, used, and sold by the regulations and laws in the world.

Even in the unlikely event that an abnormality or malfunction occurs in this product under operating conditions that conform to the specifications, be sure to add an appropriate fail-safe function to the system to prevent secondary accidents.

We do not warrant or represent that any license, either express or implied, is granted under any our patent right, copyright, mask work right, or our other intellectual property right relating to any combination, machine, or process in which our products or services are used. Information provided by us regarding third-party products or services does not constitute a license from us to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from us under our patents or other intellectual property.

Please do not use our products, our technical information and other data provided by us for the purpose of developing of mass-destruction weapons and the purpose of military use.

Moreover, you must comply with "foreign exchange and foreign trade law", the "U.S. export administration regulations", etc.

Please note that we may discontinue the manufacture of our products, due to reasons such as end of supply of materials and/or components from our suppliers.

By signing on specification sheet or approval sheet, you acknowledge that you are the legal representative for your company and that you understand and accept the validity of the contents herein. When you are not able to return the signed version of specification sheet or approval sheet within 30 days from receiving date of specification sheet or approval sheet, it shall be deemed to be your consent on the content of specification sheet or approval sheet. Customer acknowledges that engineering samples may deviate from specifications and may contain defects due to their development status. We reject any liability or product warranty for engineering samples. In particular we disclaim liability for damages caused by

- The use of the engineering sample other than for evaluation purposes, particularly the installation or integration in the product to be sold by you,
- Deviation or lapse in function of engineering sample,
- Improper use of engineering samples.
- We disclaim any liability for consequential and incidental damages.

This Precondition to Use Our Products stipulated in this datasheet can only be modified, amended or altered by documents that explicitly reflect the mutual consent of both parties (including instances where one party explicitly indicates its acceptance of terms provided by the other party through click-through agreements).

If you can't agree with the above contents, please contact sales.

Revision History

Revision Code	Date	Changed Item	Comment
1	Dec 15, 2021	First Issue	
2 (A)	June 06, 2022	Title Page 4 Page 5 Page 8 Page 50	- Adding MP part number - Block Diagram - Adding specification temperature - Revising typo in pin description - Revising regulatory certification
3 (B)	Sep 09, 2022	Page 3	Block Diagram
4 ©	Sep 13, 2023	2. Key Features 4. Sample Ordering Information 10. Reference Peripheral Circuit 14. Electrical Characteristics Appendix	- Updated information. - Renamed section. Moved to before Block diagram. - Moved section to HW app note. - Renamed section. - Moved Appendix information into Section 15. - Added transmit power tables. - Added Europe section. - Moved Appendix information into Section 15. - Moved antenna sections to HW app note. Updated to new format
5 (D)	Sep 10, 2024.	2. Key Features 3 Ordering Information 4 Block Diagram 15. Radio Regulatory Certification by Country for LBEE5XV2BZ	- add Fit value - Remove murata-EVB parts No - Modify block diagram - Remove certification information
6	Mar 31, 2025	4. Block Diagram 5 Dimensions, Markings and Terminal Configurations 13 DC/RF Characteristics	- Modify Block diagram - Add structure - Format change, name change from (13 Electrical Characteristics) - Updated (Base IC datasheet revision: E)
7	Jun 17, 2026	12 Digital I/O Requirement	Add



Copyright © Murata Manufacturing Co., Ltd. All rights reserved. The information and content in this document are provided “as-is” with no warranties of any kind and are for informational purpose only. Data and information have been carefully checked and are believed to be accurate; however, no liability or responsibility for any errors, omissions, or inaccuracies is assumed.

The Bluetooth® word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. Other brand and product names are trademarks or registered trademarks of their respective owners.

Specifications are subject to change without notice.